Abstract-This paper presents a novel modulation strategy for n-phase neutral-point-clamped (NPC) converters. The proposed modulation strategy is able to control and completely remove the low-frequency neutral-point (NP) voltage oscillations for any operation point and load types. Even when unbalanced and/or nonlinear loads are considered, the NP voltage remains under total control. Consequently, the strategy is very attractive for n-phase active filters. In addition, it enables the use of low-capacity film capacitors in NPC converters. The proposed modulation takes the carrierbased modulation strategy as a basis. It is formulated following a generalized approach that makes it expandable to n-phase NPC converters. In addition, the NP voltage is controlled directly using a closed-loop algorithm that does not rely on the use of the linear control regulators or the additional compensators used in other modulation algorithms. Therefore, no tuning of parameters is required and it performs optimally for any operating conditions and kind of loads, including unbalanced and nonlinear loads. Although the high-frequency harmonic content of the output voltages may increase, the weighted total harmonic distortion generated by the proposed strategy is similar to that of a standard sinusoidal pulse width modulated strategy. The proposed modulation algorithm has been tested in a four-leg NPC converter prototype performing as a three-and four-phase system and operating with balanced and unbalanced loads.
Modulation Strategy for Multiphase Neutral-Point-Clamped Converters I. INTRODUCTION S INCE the publication of the first work in multiphase drive technology on 1969 [1] , the interest of the research community on multiphase systems has increased considerably. At first, this technology did not attract much attention. However, with the development of some technical areas such as ship propulsion [2] [3] [4] , wind energy systems [5] [6] [7] , electric traction, including electric and hybrid vehicles [8] , [9] , multiphase active filters [10] , and the aero-spacial industry [11] , [12] , multiphase drives have attracted increased interest with many works published in the last ten years. In [13] , a review of the current state of the art in this area was presented.
The advantages of multiphase speed drivers with regards to their three-phase counterparts are numerous [13] [14] [15] .
1) Fault tolerance capability, since a multiphase machine can operate with several faulty phases, as long as there are at least three healthy phases. 2) Improved efficiency. The stator excitation in a multiphase machine produces a field with lower harmonic content. 3) Multiphase machines have lower power handling requirements per phase. Consequently, power semiconductors with lower power rates can be used. 4) Improved reliability. In another vein, multilevel converters (predominantly threelevel) have become industrially accepted and a well-established technology for medium and high-voltage three-phase drives [16] [17] [18] [19] [20] [21] [22] . The numerous advantages of the multilevel technology compared to the classic two-level converters include [20] , [23] :
1) better quality of the output voltages; 2) better electromagnetic compatibility (lower dv/dt); 3) operation with lower switching frequencies (lower switching losses); 4) high voltage capability; 5) smaller common-mode voltage (reducing the stress in the motor bearings); 6) the possibility for fault-tolerant operation in some modular configurations. Several multilevel converter topologies have been proposed in the last three decades. An introduction to these topologies and a comparison between them in terms of structure, modularity, looses, and quality of the synthesized output voltages is made in [16] , [20] , [24] , and [25] . Among all the multilevel topologies, the three-level neutral-point-clamped (NPC) converter [26] is probably the most popular and extended one due its simple circuit structure and less number of capacitors. This paper focuses on this topology and develops a generalized modulation strategy for multiphase NPC converter drives (see Fig. 1 ).
Several publications proposed modulation algorithms for multilevel multiphase drives. Some of them follow a space vector PWM (SVPWM) approach [27] [28] [29] [30] [31] . However, when the converter has more than three phases, the number of switching vectors increases exponentially, according to the rule l n (where l is the number of converter levels, and n is the number of phases). In addition, the space vector diagram changes from a 2-D plane, for three-phase converters, to a (n-1)-D vector diagram for converters with more than three phases [27] . Consequently, an increase in the number of phases implies dealing with a high number of switching vectors and with sophisticated vector diagrams, making the implementation of SVPWM complex. This fact complicates the application of SVPWM algorithms for multilevel multiphase systems and increases the calculation requirements of the digital controller.
Several solutions have been proposed with the aim of simplifying the implementation of SVPWM algorithms for n-phase converters. Gao and Fletcher [28] proposed a space vector decomposition (SVD)-based strategy for a three-level five-phase converter, in which a decomposition of the variables into two orthogonal planes is conducted. In [29] , a similar methodology is reported for a three-level seven-phase NPC converter. SVM formulation is also used in [30] and [31] , where a methodology for the duty-cycle calculation of multilevel multiphase converters is derived using a two-level approach. The computation complexity is independent of the number of levels, but the use of matrix formulation is required. The matrix size is a function of the number of phases. Therefore, the higher the number of phases, the larger the matrix dimensions. Consequently, implementing the modulation in multiphase converters is costly and time consuming.
Carried-based PWM modulation strategies (CBPWM) have also been reported in the technical literature. CBPWM strategies are easily extended from two-level to multilevel structures, and are well-established for three-level three-phase systems [32] [33] [34] [35] . Likewise, CBPWM strategies are independent of the number of phases, thus, extension to multiphase systems is relatively simple.
A comparison of CBPWM and SVPWM strategies for a threelevel five-phase NPC converter is presented in [36] . SVPWM and CBPWM are compared in terms of voltage and current waveform distortion and algorithm implementation complexity.
Three CBPWM strategies are used to perform the comparison analysis. The first one is a pure CBPWM strategy without any zero-sequence voltage injection [37] , [38] . The second one is a CBPWM algorithm with single zero-sequence injection according to the min-max principle to extend the modulation index range of linear modulation region [39] . The last one is a CBPWM with double zero-sequence injection based on [40] . It aims to reduce the harmonic distortion in the output voltages. All compared CBPWM techniques are simpler and require less computation time than their SVPWM counterparts. Therefore, they are better suited for multiphase industrial applications.
However, none of the CBPWM strategies used for the comparison in [36] includes neutral-point (NP) voltage balance control. NP voltage control is crucial for NPC converters [41] , [42] , especially when they perform as active filters or are connected to unbalanced electrical systems. In those situations, the amplitude of the low-frequency NP voltage oscillations increases considerably, and under certain nonlinear loads, the NP voltage becomes instable [43] . Several CBPWM modulation strategies able to completely control/remove the NP voltage oscillations have been proposed for three-phase NPC converters [44] [45] [46] and multiphase n-level diode-clamped converters [47] , [48] . The modulation algorithm introduced in this paper belongs to this group of modulation strategies. It has the following features:
1) the algorithm is formulated following a generalized and recursive approach that makes it extendible to n-phase converters; 2) it is based on a CBPWM approach, hence it is not necessary to deal with sophisticated vector diagrams with many vectors when the number of phases increases; 3) it is able to completely control the NP voltage, thus removing the low-frequency NP voltage oscillations of multiphase NPC converters under any working condition; 4) it is indicated for unbalanced and/or nonlinear loads. In addition, it adds the following new features to the already published algorithms [44] , [45] , [47] , and [48] :
1) The NP voltage is directly controlled using a closed-loop algorithm that does not involve any linear controllers, such as proportional controllers, proportional-integral (PI) controllers, linear-quadratic regulators, etc., or compensators used in other modulation algorithms. Therefore, it is no need to tune any regulator.
2) The number of switching commutations is the minimum required to have total control over the NP voltage. This paper is organized as follows. First, the basis of the modulation algorithm is analyzed in Section II. Section III presents simulation and experimental results for three-and four-phase NPC converters under balanced and unbalanced load conditions. Section IV compares the proposed modulation algorithm with previous published modulation strategies, and Section V concludes this paper.
II. BASIS OF THE MODULATION STRATEGY
The proposed modulation strategy uses a CBPWM approach where each phase is controlled by means of a modulation signal. A zero-sequence voltage injection to extend the linear modulation region is used. Hence, the normalized modulation signals for an n-phase electrical system are
...
where
is the normalized zero-sequence voltage and v a , v b , ..., v n , are the normalized phase voltages.
The locally averaged NP current in each switching period can be expressed as (5) indicates locally averaged magnitude, where the averaging interval is the switching period. For the sake of simplicity, this notation will be omitted in the rest of this paper. CBPWM strategies, such as those introduced in [32] [33] [34] [35] , only allow to switch the converter phases between the dc-bus positive rail and the NP, when the corresponding normalized modulation signal is positive, or between the negative rail and the NP when the modulation signal is negative. Under these circumstances, the relationships between the normalized modulation signals and the NP duty cycles are given by
Consequently, the way to control the NP current is though the modification of the zero-sequence voltage. It has been demonstrated in previous publications that these modulation strategies are not able to achieve zero NP current calculated on average over every switching period. Therefore, low-frequency NP voltage oscillations, or even NP voltage instabilities, depending on the converter load, may appear [43] .
Nevertheless, if the converter phases are allowed to switch between the positive, NP, and the negative rails of the dc bus in each switching period, the NP duty cycles can be reduced and set to any desired value between the upper limit imposed by (6)- (8) and zero. Consequently, i NP can be controlled in each switching period. The average NP current calculated over a switching period should be zero to maintain the NP voltage balanced. There are multiple solutions to achieve this, the most obvious one consists on making all the NP duty cycles equal to zero (this solution makes the three-level NPC converter work as a two-level converter). However, in order to maintain the switching frequency and the distortion of the output voltage waveforms under reasonable limits, it is necessary to reduce the number of phases commutating between the three levels to the minimum. Appendix A demonstrates that a three-phase NPC converter only requires a single phase to commutate between the three voltage levels (positive dc bus, negative dc bus, and NP) in each switching period to completely remove the NP voltage oscillations. This phase can be the one that contributes with the maximum absolute value to the NP current, that is, the phase that makes maximum the term
However, this cannot be extrapolated to multiphase systems. Appendix B demonstrates that a four-phase NPC converter connected to an unbalanced load requires two phases switching between the three voltage levels during certain intervals in order to have total control over the NP voltage. Therefore, development of a general modulation strategy valid for n-phase NPC converters requires endowing the algorithm with a mechanism to discern the minimum number of phases switching between the three voltage levels in each switching period.
The modulation strategy proposed in this paper is based in these ideas. The sequence of actions that the algorithm has to perform in each modulation period is the following. 1)
Step 1: Calculation of the NP current reference i * NP . The algorithm calculates the reference value of the NP current required to balance the NP voltage of the NPC converter. This value is calculated according to the following expression:
where T s is the switching period and Δv NP is the deviation of the NP voltage with respect to its reference value, i.e.,
2 , where v C 1 is the voltage of the lower dc-bus capacitor (see Fig. 1 ).
2)
Step 2: Calculation of the NP current i NP that would circulate through the NP if a standard CBPWM were used. This current is calculated by means of (5).
3)
Step 3: Selection of the phases that have to commutate between three voltage levels and calculation of their NP duty cycles. Depending on the value of the NP voltage v C 1 , and the instantaneous values of i * NP and i NP calculated in Steps 1 and 2, several cases can take place. Fig. 2 shows a block diagram with the actions that the algorithm has to perform in each case. Fig. 3 illustrates examples of the cases that can be produced. a) Case a:
, it is not necessary that any phase of the converter switches between the three voltage levels because the NP current produced by standard CBPWM has a magnitude and direction that tends to compensate for the NP voltage imbalance. Therefore, the NP duty cycles of all the converter phases are calculated according to (6)- (8) . Since in this condition all the phases switch between two voltage levels, the number of switching transitions, and consequently, the switching losses are reduced. This is an important difference of this algorithm compared to similar ones [44] , [45] , [47] , [48] .
2 ) and (i NP >i * NP ). In this case, the NP current generated with the standard CBPWM tends to decrease the value of the NP voltage below
2 . Consequently, it is necessary to reduce the NP current making it equal to i * NP . To achieve this, some of the phases have to commutate between the three voltage levels of the dc bus. To find out these phases, the following procedure can be followed (see Fig. 2 ). The NP duty cycle of the selected phase is calculated using the following expression: 2 ) and (i NP >0). In this case, the NP current generated with the standard CBPWM again tends to decrease the value of the NP voltage below
Consequently, it is necessary that some of the phases commutate between the three voltage levels of the dc bus. The main difference between this case and the previous one is that, since i * NP <0 and i NP >0, it might be not possible to make the NP current equal to i * NP . Nevertheless, it will be always possible to fix the NP current to a value below or equal to zero. Therefore, there will be a tendency to balance the NP voltage. The procedure to determine the NP duty cycles of the phases that have to switch between the three voltage levels is as follows (see Fig. 2 ).
i) Select the phase with the highest contribution to the NP current. Let us denote this phase with the subscript i. ii) Set the NP duty cycle of this phase to zero, that is, d NP i = 0, and calculate i NP i 0 using (5).
iii) If (i NP i 0 <i * NP ), then it is possible to reach the desired value of i * NP making the selected phase switch between the three voltage levels. The NP duty cycle of the selected phase is calculated according to (10) 
with the second highest contribution to the NP current and repeat the process. vi) Repeat the previous process with as many phases as necessary until the NP current reaches the reference value or is below zero.
2 ) and (i NP <i * NP ). This case is similar to Case b but for negative values of the NP current. Consequently, the procedure to calculate the NP duty cycles is equivalent in both cases (see Fig. 2 ). e) Case e:
2 ) and (i NP <0). This case is equivalent to Case c but for opposite NP currents. Consequently, a similar procedure should be followed (see Fig. 2 ).
4)
Step 4: Calculate the NP duty cycles of the phases that do not have to switch between three voltage levels using (6)-(8).
5)
Step 5: Calculate the positive and negative duty cycles by
where dl i and dh i are the negative and positive duty cycles and represent the time per switching period that the phase i remains connected to the positive and negative dc-bus rails, respectively. Once the positive, NP and negative duty cycles have been calculated, they are compared with a timer and the switching events of the phases are generated accordingly. The proposed modulation strategy is very appropriate to be programmed in a digital signal processor. In order to show how it works, a numerical example is shown. Let us consider a four-phase NPC converter connected to an unbalanced load. The dc bus is formed by two 1-mF capacitors and it is connected to a v dc = 5000 V source. The switching frequency is 1 kHz and the modulation index is m = 0.8. In the steady state, the normalized reference voltages of the converter are:
where ω = 2πf, with f = 50 Hz. Let us also suppose the converter is connected to an unbalanced load that produces the following set of phase currents:
3) i c = 40cos(ωt) A;
Finally, let us assume that the NP voltage is v C 1 = 2495 V. Accordingly to the previous description of the algorithm, the following steps have to be followed:.
Step 1: Calculate the NP current reference using (9)
Step 2: Calculate i NP using (5)- (8) . Let us suppose that the system is being evaluated at t = 0. Consequently, 2 ) and (i NP >0), consequently, the Case c is selected. Accordingly to this case, the following procedure has to be followed. a) Select the phase that makes maximum the term |i x (1−|v x |)|. In this example, this is the phase a (x=a). b) Set the duty cycle of phase a to zero and calculate the NP current i NPa0 using (5)- (8) . In this example, i NPa0 = 20 A. c) i NPa0 >0, consequently, d NP a is fixed to zero d NP a = 0 and the phase with the second highest contribution to the NP current is calculated. In this example, this is the phase c. d) The NP optimum duty cycle of phase c is calculated according to (10) to obtain the desired NP current reference i *
Step 4: Calculate the NP duty cycles of phases b and d using (6)- (8) .
Step 5: Calculate the positive and negative duty cycles of all the phases using (11) and (12) .
Following these simple steps, the duty cycles of a four-phase converter connected to an unbalanced load and with an initial NP voltage deviation have been calculated. In the example, two phases have to switch between the three voltage levels to obtain an NP current able to compensate for the NP voltage deviation.
III. SIMULATION AND EXPERIMENTAL RESULTS
Experimental validation of the modulation strategy has been conducted in a 20-kW test rig. The experimental platform, comprises a three-level four-phase NPC converter connected to a star R-L load (see Fig. 4 ). The dc bus has two capacitors of 1.1 mF connected in series. The dc-bus voltage is 250 V. The frequency of the carriers is 2.5 kHz, and the fundamental frequency of the generated ac voltages has been set to 20 Hz, low enough to emphasize the effect of the low-frequency NP voltage oscillations. Several case studies have been conducted to validate the proposed modulation strategy.
A. Three-Level Three-Phase NPC 1) Balanced Load Conditions:
In this test, only three converter phases are used. Thus, the converter performs as a threephase system. Figs. 7 and 8 show the results of the proposed modulation strategy and the standard CBPWM, respectively. Observe that the amplitude of the lowfrequency NP voltage oscillations increase significantly reaching peak-to-peak values of up 40 V for the maximum modulation index when the standard CBPWM is used. When the proposed modulation strategy is used, some NP voltage oscillations with a frequency twice the fundamental one and with very low amplitude can be observed (see Fig. 7 ). These oscillations are caused by the inability of the dc power supply connected to the dc bus to maintain completely constant the dc-voltage. Under unbalanced loads, the instantaneous power provided by the dc power supply is not constant but oscillating and the source is not able to maintain a fixed dc-bus voltage. Consequently, as the proposed modulation strategy tends to maintain the NP voltage to Fig. 7 is and corroborates the good performance of the proposed modulation strategy. Fig. 9 also shows a low-frequency distortion in the line-to-line voltages and the output currents caused by the modulation strategy when the NP voltage is unbalanced. Nevertheless, since the algorithm is able to balance the NP voltage at all the times under any operating conditions, NP voltage unbalances are not expected. Consequently, no low-frequency distortion will be produced in the output voltages and currents. In those applications that require an unbalanced NP voltage, the proposed modulation strategy is not applicable directly and a feedforward compensation term is required.
B. Three-Level Four-Phase NPC 1) Unbalanced Load Conditions:
Due to symmetry of a four-phase electrical system, no low-frequency NP voltage oscillations would occur under balanced load condition. Therefore, the proposed algorithm performs as a traditional CBPWM modulation strategy. However, as it is demonstrated in Appendix B and has been shown in the numerical example introduced in the previous section, the situation is different if the four-phase NPC converter is connected to an unbalanced load. In this case, it might be necessary to switch one or two phases between the three dc voltage levels to control the NP current and remove the low-frequency NP voltage oscillations that otherwise would occur. Fig. 10 shows experimental results obtained when the proposed modulation strategy is used and the four-phase NPC converter is connected to an unbalanced R-L load for m = 1, m = 0.7, and m = 0.4. Fig. 11 shows the results obtained when a standard CBPWM strategy is used under the same working conditions. One can observe again the ability of the proposed modulation algorithm to cancel completely the low-frequency NP voltage oscillations. These results show the viability and good performance of the proposed algorithm for NPC converters with more than three phases. Fig. 12 shows the results when an initial imbalance is forced in the dc-link capacitor voltages of a four-phase NPC converter connected to unbalanced ac R-L load. Even under these extreme operating conditions, the proposed modulation strategy is able to compensate the initial voltage imbalance and remove the low-frequency NP voltage oscillations.
2) Unbalanced NP Voltage:

C. Distortion Analysis
The proposed modulation strategy forces some phases of the converter to switch between three voltage levels to maintain the NP voltage under control. Consequently, the high-frequency harmonic content of the output voltage increases when the proposed technique is used. This is clearly appreciated comparing the results of Figs. 5 and 6. However, despite the increase on the high-frequency harmonic content of the voltage waveforms, the generated currents are still nicely sinusoidal. To analyze the quality of the output voltage waveforms, the total harmonic distortion (THD) and the weighted total harmonic distortion (WTHD) have been considered. In addition, the harmonic representations of the voltage waveforms have been obtained. Fig. 13(a) shows the results obtained when the standard CBPWM modulation strategy is used in a three-phase NPC converter switching at 2.5 kHz. A peak-to-peak low-frequency NP voltage oscillation of ±15% has been assumed. Fig. 13(b) shows the results when the proposed modulation strategy is used. The proposed modulation strategy produces higher THD values due to the larger high-frequency components. However, the WTHD is similar in both modulation strategies. This is due to the low-frequency distortion caused by the low-frequency NP voltage oscillations when the standard CBPWM is used. As a consequence, the filter requirements would be similar for both modulation strategies.
D. NP Voltage Oscillations
Previous experimental results demonstrate the capacity of the proposed modulation technique to control the NP voltage and to cancel the low-frequency NP voltage oscillations for some specific operating conditions. To extend this study, the NP voltage oscillations for any operating condition have been computed using MATLAB/Simulink. Fig. 14 shows the normalized amplitude of the low-frequency NP voltage oscillations for all 
where I RMS is the RMS value of the output currents, f is the output frequency, C is the value of the dc-link capacitors, and ΔV NPn the peak-to-peak value of the low-frequency oscillations.
Due to the symmetry of the load, only the Nyquist sequence [49] of the output current has been considered for the four-leg converter.
The normalized amplitude is always zero regardless the operating conditions. Consequently, these results confirm the capacity of the proposed modulation technique to eliminate the low-frequency NP voltage oscillation for any operating condition, including high modulation indexes and low power factors, which are the more critical conditions for the NPC converter. 
IV. BENCHMARKING
In order to evaluate the performance of the modulation technique presented in this paper, the THD, speed of capacitor voltage recovery, and number of switching transitions are benchmarked against the modulation technique introduced in [48] . Fig. 15 shows a comparison in terms of THD of the lineto-line voltage waveforms of a three-phase NPC converter for different load conditions, modulation indexes, and modulation strategies. When the converter is connected to a balanced load with zero power factor (PF = 0) [see Fig. 15(a) ], both modulation strategies generate the same waveforms. Consequently, the THD values are identical. When the PF = 1 [see Fig. 15(b) ], the THD values obtained using the proposed modulation strategy are higher for low modulation indices. However, they are lower for high modulation indexes, which are the most usual Fig. 15(c) shows the THD results for unbalanced load conditions (one phase of the converter is in open circuit). The THD of the output voltages generated by the proposed modulation algorithm is again lower at high modulation indexes. The THD reduction showed in Fig. 15(c) is strongly related with the way the modulation technique introduced in this paper behaves. The proposed modulation algorithm allows all the phases of the converter to commutate simultaneously between two voltage levels if switching among three voltage levels is not required for NP voltage balance (the Case a in Fig. 2 and Section II is selected). This breaks the regularity of the line-to-line voltage pattern but, since all the phases of the converter switch between two voltage levels, the THD values are lower. Fig. 16 compares the capacity of the proposed modulation strategy to balance the NP voltage under an initial voltage imbalance. A star connected R-L (R = 5 Ω, L = 10 mH) load have been used. The modulation index and switching frequency have been fixed to 0.75 and 2.5 kHz, respectively. 0.175-mF dc-bus capacitors have been assumed. The proposed algorithm is able to balance the NP voltage but the dynamic response is slower than that of the algorithm presented in [48] . The main reason for this is the reduction on the number of switching transitions imposed by the proposed algorithm. If the working conditions are such that the algorithm goes into the Case a detailed in Section II, the NP current is adequate but not the optimum to control the NP voltage. Case a prioritizes the reduction of the switching frequency over any other feature. Consequently, the dynamic response of the proposed modulation algorithm is slower.
Finally, Table I compares the switching frequencies produced by both modulation strategies. This table shows the switching frequency of the algorithms with respect to the switching frequency of the algorithm introduced in [48] for different load conditions. As it can be observed, the proposed algorithm reduces significantly the switching frequency for some operating conditions. In addition, the maximum switching frequency is never higher than that produced by [48] regardless the type of load and working conditions.
V. CONCLUSION
This paper has introduced a new PWM algorithm for n-phase NPC converters. The algorithm is able to completely remove the low-frequency NP voltage oscillations. Consequently, it helps to overcome one of the most important problems of NPC converters. In addition, it avoids the use of linear controllers and it is generalizable to n-phase converters with a relatively low effort. Subsequently, it can be implemented on a low-cost digital controller. The algorithm provides a good tradeoff solution between implementation complexity and performance. Depending on the operating conditions, the WTHD of the generated voltage waveforms take similar values than those with standard CBPWM. The switching frequency of the power devices is higher than with the standard CBPWM, but the proposed modulation strategy is able to cancel the low-frequency NP voltage oscillations completely and regulate the two dc-link capacitor voltages to the reference value v d c 2 . This can be achieved for any number of phases of the converter and operating with any kind of load. All these facts qualify the NPC converter with the proposed modulation strategy to be used in active filtering applications, where the converter has to work with unbalanced and/or nonlinear loads. Additionally, since the low-frequency capacitor voltage oscillations can be completely removed, the proposed modulation strategy enables the use of low-capacity film capacitors in NPC converters.
APPENDIX A This appendix demonstrates that it is enough to switch a single phase of a three-phase NPC converter between the three voltage levels to achieve an instantaneous NP current equal to zero (i NP = 0).
Let us suppose the set of three phase voltages given by (1)-(4). At a given instant, v b is assumed to have the maximum value and v c the minimum one, i.e., v max = v b and v min = v c .
Using ( 
Therefore, it is possible to obtain an NP current equal to zero commutating the phase a between the three voltage levels.
APPENDIX B
This appendix demonstrates that obtaining an instantaneous NP current equal to zero in a four-phase NPC converter under unbalanced load conditions sometimes requires two phases to switch between the three voltage levels. This is demonstrated with a numerical example.
Let us suppose the followings set of normalized output voltages with m = 1: 
Let us suppose that the converter is connected to an unbalanced load, which provides an output current defined by the following Nyquist sequence [49] : 
